Abstract. Intelligent Transport System (ITS) is a worldwide movement meant to use advanced technology to make the ground transport systems more efficient, clogging-free, more secure and less polluting. The present technologies permit the development of applications for traffic monitoring in a semaphored crossroads. The solution proposed is a low-cost one, using FPGA DE0 development platform. The implementation and simulation of the application have been realized in Quartus II 13.1 and the diagrams corresponding to the outputs and inputs have been obtained using ModelSimAltera 10.1d.
INTRODUCTION
Advanced Traffic Management Systems (ATMS) involve the use of sophisticated techniques to control traffic in the transport network. An important element of ATMS is the advanced traffic control system, which has in view all the semaphores in a certain zone creating a functionality such as a green wave for vehicles.
The traffic control system can have the following subsystems described in Figure 1 : -sensors, such as video camera, to detect the presence of vehicles (sensors/ positioning system); -central command computer; -semaphores (interface man-machine execution element); -communication of information taken from the field from road sensors to the command computer, and transmission of information back from the command computer to the semaphores; -an operator interface for the command computer [1] [2] . PLD (Programmable Logic Devices) are integrated circuits containing a large number of logical gates that can be connected via programmable connections to implement any logical function desired. Programming, as for PROM memories, can be done by the producer via masks or by the user using a dedicated programmer. Most PLD circuits can be re-programmed; consequently, they are particularly useful for the realization of prototypes [3] [4] [5] .
Programmable logical circuits are of several types:
-programmable logical networks -PLA (Programmable Logic Array), PAL (Programmable Array Logic) and SPLD (Simple Programmable Logic Device); -Complex Programmable Logic Device -CPLD; -Field Programmable Gate Array -FPGA. Programmable logical circuits FPGA are matrices of programmable logical gates in electrical field [3] .
The implementation of traffic control systems using FPGA has had a rapid development after its invention by the firm Xilinx in 1984 [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] .
Cyclone III family combines low cost, low energy consumption and great functionality to maximize the competitive advantage. The features and the architecture of Cyclone III family offer the ideal solution for complex applications [16] [17] [18] .
FPGA DE0 ASPECT AND FEATURES
In Figure 2 is presented the development platform FPGA DE0 [19] . In Figure 3 we presented the block diagram of DE0 development platform. To offer maximum flexibility for the user, all the connections are realized via the FPGA Cyclone® III device [18] . Consequently, the user can configure the FPGA to implement any design system. 
APPLICATION
To implement and create the application for monitoring a semaphored crossroads, we used the software Quartus II [20] , and for simulation we used ModelSim-Altera [21] ( Figure 4 ). The main objective of this work was to design a real-life traffic management system, safe and efficient, using FPGA DE0 platform.
In Figure 5 we presented the crossroads for which we made the application, namely a 4-way crossroads: from North to South and East to West. To realize the application in Figure 5 we used the following components: -lpm_counter2 to divide the 50 MHz frequency; -lpm_counter1 to realize the reset function based on the frequency divided by lpm_counter2; -10 output commanding the LED's of each semaphore (traffic and pedestrians); -logical gates ( Figure 6 ). To simulate the semaphores, we used the 10 green LED's of the platform, transposed from the right to the left of the development platform ( Figure 7 ). The association of the pins between FPGA and the DE0 platform is made according to Figure 8 and the description of the pins is given in Table 1 . Where: PIN_G21 -internal clock of the platform; PIN_J6 -first switch used to reset the application; PIN_J1, PIN_J2, PIN_J3 -first 3 LED's on the right of the platform, representing the semaphore along the direction North-South; PIN_H1, PIN_F2 -LED's 3 and 4 used for pedestrians along the direction North-South; PIN_E1, PIN_C1 -LED's 5 and 6 used for pedestrians along the direction East-West; PIN_C2, PIN_B2, PIN_B1 -last 3 LED's (7...9), representing the semaphore along the direction East-West.
The way of functioning of the crossroads is described in Table 1 and Figure 9 . In the case presented in Figure 9 and out of Table 1 , we can notice: -LED's 0...4 belonging to the semaphore along the direction North-South (for pedestrians LED's 3 and 4 and for cars LED's 0, 1 and 2) are on ⇒ RED -for traffic and GREEN for pedestrians ⇒ cars stop, and pedestrians can cross the street. -LED's 5...9 belonging to the semaphore along the direction East-West (for pedestrians LED's 5 and 6 and for cars LED's 7, 8 and 9) are on ⇒ RED -for pedestrians and GREEN for traffic ⇒ cars are on the move, and pedestrians cannot cross the street.
In Figure 10 we presented the waveforms corresponding to the application obtained in ModelSim. Out of Figure 10 one can note that the system implemented passes from the initial state 10001.10001 corresponding to transition 3 according to Table 1 , when block lpm_counter1 takes the value 1000, in state 10001.01100, corresponding to transition 1 according to Table 1 , when block lpm_counter1 takes the value 0010.
The system designed permits pedestrian traffic monitoring and display by adding a digital clock. To do this, we used the following components: -3 counters 7492; -3 counters 7490; -6 BCD 7 segments to display seconds, minutes and hours; -one input specific of a switch to reset time; -a lpm_counter to divide the internal frequency of 50 MHz to 1Hz, value specific of bite 25 of the counter (Figure 11 ). The association of the pins between DE0 and FPGA is given in Figure 12 and the description of the pins allotted to the digital clock application is: PIN_G21 -internal clock (50 MHz); PIN_J6 -switch 1 for resetting the clock (SW[0]); PIN_B1 -last LED on the platform, which lights up at 1 second (LEDG [9] ); PIN_E11, PIN_F11, PIN_H12, PIN_H13, PIN_G12, PIN_F12, PIN_F13, PIN_D13 -pins allotted to the first display -7 segments, this display exhibiting seconds; PIN_A13, PIN_B13, PIN_C13, PIN_A14, PIN_B14, PIN_E14, PIN_A15, PIN_B15 -pins allotted to the second display -7 segments, this display exhibiting tens of seconds; PIN_D15, PIN_A16, PIN_B16, PIN_E15, PIN_A17, PIN_B17, PIN_F14, PIN_A18 -pins allotted to the third display -7 segments, this display exhibiting minutes; PIN_B18, PIN_F15, PIN_A19, PIN_B19, PIN_C19, PIN_D19, PIN_G15, PIN_G16 -pins allotted to the fourth display -7 segments, this display exhibiting tens of minutes. The functioning of BCD-7 segments is given in Table 2 .
If at entry, we have DCBA=0000 then the result displayed is 0; if DCBA=0001 then the result displayed is 1 etc. The functioning of the application is given in Figure 13 . The setting of the crossing time for pedestrians is 2 minutes and for cars 4 minutes. In Figure 13 one can note that the cars have 53 seconds to go. 
CONCLUSIONS
The applications have been realized on the logical circuit level, their implementation being realized via USB using the JTAG programming mode. The implementation of the applications was made using the FPGA of the platform Cyclone III (EP3C16F484C6N), and the results of the applications were displayed via (LED's, displays 7 segments).
The testing of the applications was realized using the software Quartus II and their simulation was realized in ModelSim, both software's being products of the firm Altera.
The proposed control system of the crossroads semaphores reduces the waiting time of both cars and pedestrians depending on the traffic data, as it can be programmed by user. DE0 development platform represents a low-cost solution, offering a strong support for the design and implementation as fast as possible of the applications.
